

PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration


Bo Su[†] Junli Gu[†] Li Shen[†] Wei Huang[†] Joseph L. Greathouse[‡] Zhiying Wang[†]

[†]State Key Laboratory of High Performance Computing
National University of Defense Technology

[‡]AMD Research
Advanced Micro Devices, Inc.

1. Problems



- ◆ **Dynamic Voltage & Frequency Scaling**
Widely used to boost performance, lower power, and improve energy efficiency.
- ◆ **Challenge**
How to predict performance and power across DVFS states?
- ◆ **Difficulties brought by modern processors**
Multiple clock domains + Multiple power planes



2. Platform and Tools

HW Platform

- Processor: AMD FX-8320**
- 4 Compute Units (CU)
 - 2 Cores in one CU
 - PMCs: 6 Counters per Core
 - VF States: 5 States
 - North bridge (NB)
 - L3 Cache
 - Memory Controller
 - Shared by all CUs



Power Measurement

- Pololu ACS711
- Current Sensor
- Arduino Mega2560
- Power Sampler

SW Tools

- Operating System**
- Ubuntu 12.04 LTS Desktop
 - Kernel Version 3.2.0-24

- Tools**
- taskset: A2C Mapping
 - msr-tools: PMC Control
 - CPUFreq: VF Scaling
 - hwmon: Temperature

Benchmarks

- SPEC® CPU 2006 v1.2
- PARSEC v2.1
- NPB v3.3.1

3. Performance (CPI) Prediction across VF States

Running at frequency f:

$$C(f) = CC(f) + MC(f); \quad (C: \text{total cycles}; CC: \text{core cycles}; MC: \text{memory stall cycles};)$$


$$CPI(f) = CCPI(f) + MCPI(f); \quad (\text{Dividing both sides by instruction numbers})$$

If runs at frequency f':

$$CPI(f') = CCPI(f) + MCPI(f) * (f' / f); \quad (\text{CCPI stays the same}; MCPI \text{ scales with frequency})$$

Q: How to predict CPI(f')?



A: Get C(f) and MC(f) => Key: MC(f) => "Memory Stall Cycles = Cycles with **Leading Loads**"
The first non-prefetch load to leave a core while there is no other active leading load from that core



LL-MAB: Implement Leading Loads model on AMD processor through L2\$ Miss Address Buffer

MAB: also known as MSHR (Miss Status Handling Register)
In MAB, buffers have fixed priority (MAB0 > MAB1 > ... > MABn).
L2\$ misses always enter an empty entry with the highest priority.

Leading Loads always enter MAB0!




4. Power Prediction across VF States

Building the power model: $P_{chip} = P_{idle} + P_{dyn}$ (P_{idle} = Idle Power, P_{dyn} = Dynamic Power)

Temperature aware idle power model
Chip idle state: no benchmark is running

$$P_{idle} \propto \text{Temperature, Voltage}$$



$$P_{idle}(VF_n) = W_{idle1} * \text{Temperature} + W_{idle0}$$

$$W_{idle1} = a_3 V_n^3 + a_2 V_n^2 + a_1 V_n + a_0$$

$$W_{idle0} = b_3 V_n^3 + b_2 V_n^2 + b_1 V_n + b_0$$


PMC based dynamic power model
 P_{dyn} is related with CPU HW events

$$P_{dyn} \propto \text{Activity of 9 HW Events}$$

#	Code	Event Name
E4	0xc1	Retired_uOP
E5	0x00	FPU_Pipe_Assignment
E6	0x80	Instruction_Cache_Fetches
E7	0x40	Data_Cache_Accesses
E8	0x7d	Request_to_L2_Cache
E9	0xc2	Retired_Branch_Instructions
E10	0xc3	Retired_Mispredicted_Branch_Instructions
E11	0x7e	L2_Cache_Misses
E12	0xd1	Dispatch_Stalls

$$P_{dyn}(VF_n) = \sum_{c=0}^{CoreNum-1} \left(\sum_{i=1}^{10} \left(\frac{V_n}{V_s} \right)^\alpha \times W_{dyn}(i) \times E_{ps}(i) \right) + \sum_{i=1}^{12} (W_{dyn}(i) \times E_{ps}(i))$$

(PS: Per-Second value; c: core #; i: event #)




Power Prediction across VF States

P_{idle} : Use the current temperature of VF states (A simplified approximation).


P_{dyn} : Need the HW Events Predictor (2 Experimental Observations + LL-MAB CPI Predictor)

- Observation 1: At any given point in the execution of a program, core-private hardware event counts per-instruction (PI) are independent of VF state.
- Observation 2: At any given point in the execution of a program, CPI-DispatchStallsPI is independent of VF state.

HW Events and P_{dyn} Prediction Flow




Power Prediction Error (Average P_{chip})



5. Putting them together: PPEP

After distributing P_{idle} and P_{dyn} to each core:



6. Conclusion

On AMD Commercial Processors:

- ◆ Implemented an across-VF CPI predictor "LL-MAB"
Following the Leading Loads theory, 3.2% CPI prediction error
- ◆ Implemented an across-VF power predictor
Driven by the LL-MAB CPI predictor, 4.2% power prediction error
- ◆ Combining them together: PPEP
Supply online PPE information of each VF states
Software method w/o requiring hardware or operating system modifications